VHDL Description of a Synthetizable and Reconfigurable Real-Time Stereo Vision Processor
نویسندگان
چکیده
This paper describes a reconfigurable digital architecture to compute dense disparity maps at video-rate for stereo vision. The processor architecture is described in synthetizable VHDL and, by means of the reconfigurability, the hardware requirements are optimized for different image resolutions and matching scenarios. To have a configurable description of a stereo processor provides the entity to design hardware stereo matching systems, implementing by incremental design disparity consistence algorithms, multi-stereo correlations or multi-scale algorithms. The results of the hardware synthesis of this code have being implemented in several reconfigurable devices. We show the results of the synthesis and its implementation cost in logic elements and delays. Key-Words: Stereo Vision, Real-Time, VHDL, Reconfigurable Logic, FPGA, SoC
منابع مشابه
Design of Real-Time Edge Detection Circuits on Multi-FPGA Prototyping System
The paper presents design and implementation of real-time edge deteclion circuits on a multi-FPGA reconfigurable fystem. A design approach for implementation of pipelined circuit structure on a modular reconfigurable system is described. The digital circait design for two well known computer vision algorithms, the Canny edge detecTor and nonlinear Laplace operator, is presented. The circuit des...
متن کاملParametric Dense Stereovision Implementation on a System-on Chip (SoC)
This paper proposes a novel hardware implementation of a dense recovery of stereovision 3D measurements. Traditionally 3D stereo systems have imposed the maximum number of stereo correspondences, introducing a large restriction on artificial vision algorithms. The proposed system-on-chip (SoC) provides great performance and efficiency, with a scalable architecture available for many different s...
متن کاملReconfigurable Computing Architecture for Accurate Disparity Map Calculation in Real-Time Stereo Vision
This paper presents a novel hardware architecture using FPGA-based reconfigurable computing (RC) for accurate calculation of dense disparity maps in real-time, stereo-vision systems. Recent stereo-vision hardware solutions have proposed local-area approaches. Although parallelism can be easily exploited using local methods by replicating the window-based image elaborations, accuracy is limited ...
متن کاملBehavioral Modeling and Simulation of Semiconductor Devices and Circuits Using VHDL-AMS
During the past few years, a lot of work has been done on behavioral models and simulation tools. But a need for modeling strategy still remains. The VHDL-AMS language supports the description of analog electronic circuits using Ordinary Differential Algebraic Equations (ODAEs), in addition to its support for describing discrete-event systems. For VHDL-AMS to be useful to the analog design ...
متن کاملAutomatic hardware generation for the Molen reconfigurable architecture: a G721 case study
The advantages of the reconfigurable technology in terms of performance have been widely recognized. However, programming reconfigurable systems and designing hardware accelerators for them is not a trivial task. The Molen paradigm provides an easy to use approach to couple a General Purpose Processor (GPP) with custom designed reconfigurable accelerators both at program level and at hardware d...
متن کامل